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Epitaxially-grown superconductor/dielectric/superconductor trilayers have the potential to
form high-performance superconducting quantum devices and may even allow scalable su-
perconducting quantum computing with low-surface-area qubits such as the merged-element
transmon. In this work, we measure the power-independent loss and two-level-state (TLS)
loss of epitaxial, wafer-bonded, and substrate-removed Al/GaAs/Al trilayers by measuring
lumped element superconducting microwave resonators at millikelvin temperatures and down
to single photon powers. The power-independent loss of the device is (4.8± 0.1)× 10−5 and
resonator-induced intrinsic TLS loss is (6.4±0.2)×10−5. Dielectric loss extraction is used to
determine a lower bound of the intrinsic TLS loss of the trilayer of 7.2×10−5. The unusually
high power-independent loss is attributed to GaAs’s intrinsic piezoelectricity.
Keywords: superconducting quantum computing, TLS loss, resonator, gallium arsenide,
piezoelectricity
I. INTRODUCTION
The investigation of the electrical properties of di-
electric materials and interfaces in the millikelvin-
temperature and single-photon-power regime is a bur-
geoning field in superconducting microwave circuits and
is critical to performance enhancement in supercon-
ducting quantum computing.1 In particular, epitaxially-
grown dielectrics are of interest because crystalline mate-
rials with low defect density have the potential to exhibit
lower two-level-system (TLS) loss,2,3 the dominant form
of loss in high performance superconducting quantum cir-
cuits.1,4 In addition, the ultra-high vacuum environment
used in epitaxial growth allows for lower TLS loss at-
tributed to cleaner interfaces between materials.5,6
The discovery of a low-loss superconduc-
tor/dielectric/superconductor trilayer would allow
the implementation of scalable, high-performance quan-
tum computing designs such as the merged-element
transmon.7
Because the epitaxial growth of GaAs and Al/GaAs
heterostructures is well-established,8–11 GaAs is a nat-
ural candidate for epitaxial growth for superconducting
quantum devices.
In this work, we measure the power-independent loss
and TLS loss of epi-Al/GaAs/Al trilayers on Al2O3 made
using a wafer bonding technique.12 To determine this
loss, we perform cryogenic microwave measurements of
lumped element superconducting microwave resonators
with parallel plate capacitors formed from these trilay-
ers. We demonstrate that these epitaxial films perform
similarly to bulk GaAs13 and exhibit loss dominated by
power-independent loss which we attribute to the intrin-
sic piezoelectricity of GaAs.
a)Electronic mail: coreyrae.mcrae@colorado.edu
FIG. 1. Optical micrographs of a lumped element resonator
with a Al/GaAs/Al parallel plate capacitor and liftoff Al in-
ductor. Blue region is GaAs, light grey is Al, and dark grey
is sapphire substrate. Blue squares show a zoom-in of the
trilayer resonator with an inductor design of N = 7 (seven
inductor meanders). Chip shown is sample Trilayer 1, with a
zoom-in of device A, as in Table I.
II. DEVICE DESIGN AND FABRICATION
The material under test is a 40 nm epi-Al/40 nm epi-
GaAs/40 nm epi-Al trilayer with a 20 nm atomic-layer-
deposited (ALD) Al2O3 bonding layer, bonded to an
Al2O3(0001) substrate. The interfaces are abrupt and
epitaxial, and the GaAs is single crystalline as deter-
mined by transmission electron microscopy.12 More de-
tails on the growth, wafer bonding, substrate removal,
and regrowth processes, as well as materials imaging
and characterization, can be found in Ref. 12. Tri-
layer lumped element resonators (shown in Fig. 1) are
patterned using a six-step lithography and etch process
(Fig. 2). First, the top capacitor plate is defined us-
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TABLE I. Parameters extracted from cryogenic microwave measurements of lumped element resonators with Al/GaAs/Al
parallel plate capacitors (Trilayer) and interdigitated capacitors (Planar). All measurements were performed in DR1 unless
stated otherwise. Values are given with their 95% confidence intervals where available. N : number of inductor meanders.
f0: resonance frequency. 1/Qi,HP: inverse high power internal quality factor. Fδ
0
TLS: resonator-induced intrinsic TLS loss.
1/Qi,LP: inverse low power internal quality factor. This value is reported if Fδ
0
TLS is unavailable. 1/Qc: inverse coupling
quality factor.
Device Label Sample N f0 (GHz) 1/Qi,HP (×10−6) Fδ0TLS (×10−6) 1/Qi,LP (×10−6) 1/Qc (×10−6)
A Trilayer 1 7 7.41 48 ± 1 64 ± 2 - 15.3
B Planar 1 7 7.92 0.3 ± 0.1 6.2 ± 0.2 - 2.6
- Trilayer 1 DR2 17 4.79 57.8 ∼ 18.3 - 23.6
- Trilayer 1 9 6.39 108 - ∼ 217 17
- Trilayer 2 7 7.41 92.6 - ∼ 110 163
FIG. 2. Diagram of fabrication process for epi-Al/GaAs/Al
trilayer lumped element resonators. (a) shows trilayer prior
to processing. Fabrication steps shown are (b) capacitor top
plate definition, (c) GaAs layer etch, (d) bottom Al layer
etch, (e) undercut, and (f) Al liftoff. Al is shown as light
grey, GaAs is light blue, undercut GaAs is darker blue, and
Al2O3 substrate is dark grey.
ing Megaposit MF26A developer14 to etch the top layer
of Al (Fig. 2 (b)). Then, the GaAs is etched away with
Transene GA300 wet etchant heated to 33 ◦C (Fig. 2 (c)).
A second MF26A etch is used to remove the next layer
of Al as well as the AlOx bonding layer (Fig. 2 (d)).
An undercut of the bottom capacitor plate is performed
with Transene D Al Etchant (Fig. 2 (e)). Transene A Al
Etchant is used to fully remove residual Al in large blank
areas. Finally, a liftoff process of e-beam deposited Al
is used to form the feedline and inductors (Fig. 2 (f)).
Auto-spun Megaposit SPR660 photoresist exposed using
a maskless aligner is used for lithography in all but the
liftoff step, where a trilayer of MicroChem PMMA A2,
MicroChem LOR5A, and SPR660 are used. An oxygen
plasma ash is used to prepare the surface prior to Al
deposition.
The trilayer resonator design is similar to that in
Ref. 15. The parallel plate capacitor is designed to have
a 10 µm × 10 µm top plate and is connected to each
end of the inductor by liftoff. The inductor is 15 µm in
width with a gap between inductive meanders of 30 µm
and inductor length varies by varying the number of me-
anders N between 7 and 17, corresponding to resonance
frequencies f0 between 4.7 and 7.5 GHz. Coupling qual-
ity factors vary between roughly 10,000 and 100,000 in
order to facilitate critical coupling.
About 17% of the total Al top electrode area is liftoff
Al, not epi-Al. This could obscure the epi-Al/GaAs/Al
loss if trilayer loss is much lower than liftoff interface loss.
In future experiments, this liftoff area should be replaced
by an airbridge.
In order to take into account the effect of the induc-
tor circuit element, trilayer resonator measurements are
compared to those of planar resonators, for which the
same inductor design is used but the trilayer is replaced
by an interdigitated capacitor. Planar resonators are fab-
ricated using liftoff e-beam Al on sapphire to imitate the
inductor fabrication in the trilayer devices.
III. MICROWAVE MEASUREMENTS AND LOSS
EXTRACTION
Samples are clamped into sample boxes made from
gold-plated oxygen-free high thermal conductivity cop-
per, with wirebonds used for electrical connection. Mea-
surements are performed in two different cryogen-free di-
lution refrigerators (DRs): DR1, at a temperature of 12
mK, and DR2, at a temperature below 10 mK. Applied
power is varied between -5 and -90 dBm with roughly 70
dB of line attenuation.
Internal quality factors Qi, coupling quality factors Qc,
and resonance frequencies f0 are determined by way of a
fitting routine that implements the diameter correction
method,17 with a fixed-f0 Monte Carlo fit, ten points on
either side of the resonance frequency used for normal-
ization, and one 3-dB bandwidth of data around the res-
onance used for the fitting itself. Resonator data, as well
as measurement and fitting codes, can be found online.18
Four trilayer resonators and one planar resonator were
successfully measured, as shown in Table I, and two were
able to be fitted at sufficiently high and low powers as to
allow TLS model fitting.16 These two devices are labeled
device A (trilayer resonator) and device B (planar res-
onator). Measurements of the other trilayer resonators
in Table I support the values seen in the measurements
of device A.
Fig. 3 shows power sweeps of loss δ for resonators A
and B as well as fits to the TLS model, whose results are
reported in Table I. Time-averaged number of photons in
the resonator 〈nph〉 is estimated using the resonator Qc,
Qi, and f0, and total power, as in Ref. 19, and critical
number of photons nc is a fitting parameter in the TLS
model.16
At high power, the loss of trilayer resonator A is (4.8±
0.1)× 10−5, close to the resonator-induced intrinsic TLS
loss, (6.4± 0.2)× 10−5. This loss is with a factor of 3 of
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FIG. 3. Loss δ as a function of normalized number of photons in the resonator 〈nph〉/nc at T ∼ 12 mK for resonators (a) A
and (b) B, defined in Table I. Data is denoted as circles, and fitting to the TLS model16 is denoted as a solid line. Insets show
representations of the measured devices.
the piezoelectric loss measured in bulk GaAs,13 and thus
we attribute this loss to piezoelectricity as well.
We can determine a lower bound for the intrinsic TLS
loss of the Al/GaAs/Al trilayer, independent of the effect
of the resonator wiring, by implementing a modified ver-
sion of dielectric loss extraction.15 The resonator-induced
intrinsic TLS loss in device A, δA = FAδ
0
TLS,A, where FA
is the filling factor of the TLS material in device A, is a
weighted sum of intrinsic TLS loss in the planar inductor
δL and the Al/GaAs/Al trilayer capacitor δAl/GaAs/Al,
as:
δA =
CL
Ctot
δL +
CC
Ctot
δAl/GaAs/Al, (1)
where CL (CC) is the capacitance of the inductor (capac-
itor) circuit component, and total capacitance is Ctot =
CL+CC . If we assume all TLS loss in planar resonator B
is from the inductor, which is identical in design to the in-
ductor in device A, then δB = δL. We can then determine
a lower bound on the loss of the epitaxial Al/GaAs/Al
trilayer by
δAl/GaAs/Al =
Ctot
CC
(δA − CL
Ctot
δB) (2)
with trilayer capacitance CC = 285 fF and inductor
capacitance CL = 37.5 fF, as determined by analy-
sis and simulation, and loss values shown in Table I.
For a parallel plate capacitor, F = 1, so we can say
δAl/GaAs/Al = δ
0
TLS,Al/GaAs/Al.
From Eq. 2, we determine that δAl/GaAs/Al = 7.2 ×
10−5, slightly higher than the resonator-induced TLS loss
for device A, δA = (6.4± 0.2)× 10−5, verifying that the
TLS loss of device A is dominated by the Al/GaAs/Al
trilayer. These values agree within a factor of two with
bulk GaAs loss measurements.13
For a target qubit lifetime of 50 to 100 µs, losses must
fall within the mid-10−7 range. Thus, the measured loss
in this materials set is too high for superconducting qubit
applications. Power-independent and TLS losses may be
lower in other epitaxial trilayers such as Al/Si/Al and
Al/Ge/Al.
IV. CONCLUSION AND NEXT STEPS
Due to the presence of significant power-independent
loss in thin epitaxial Al/GaAs/Al trilayers, GaAs can be
ruled out as a promising dielectric material for super-
conducting quantum computing applications unless mit-
igation methods are implemented. In the future, similar
growth, fabrication and measurement techniques could
be applied to other promising, non-piezoelectric materi-
als sets such as epi-Al/Si/Al trilayers, and could yield
substantial performance enhancement.
DATA AVAILABILITY
The data that support the findings
of this study are openly available in
Boulder-Cryogenic-Quantum-Testbed/data at
http://doi.org/10.5281/zenodo.4025406.
ACKNOWLEDGMENTS
We wish to acknowledge the partial support of the
Army Research Office, Google, and the NIST Quantum
Initiative.
1C. R. H. McRae, H. Wang, J. Gao, M. Vissers, T. Brecht,
A. Dunsworth, D. Pappas, and J. Mutus, (2020),
arXiv:2006.04718.
Dielectric loss in epitaxial Al/GaAs/Al trilayers for superconducting circuits 4
2S. Oh, K. Cicak, R. McDermott, K. B. Cooper, K. D. Osborn,
R. W. Simmonds, M. Steffen, J. M. Martinis, and D. P. Pappas,
Supercond. Sci. Tech. 18, 1396 (2005).
3Y. Nakamura, H. Terai, K. Inomata, T. Yamamoto,
W. Qiu, and Z. Wang, Appl. Phys. Lett. 99, 212502 (2011),
https://doi.org/10.1063/1.3663539.
4C. Mu¨ller, J. H. Cole, and J. Lisenfeld, Rep. Prog. Phys. 82,
124501 (2019).
5A. Megrant, C. Neill, R. Barends, B. Chiaro, Y. Chen, L. Feigl,
J. Kelly, E. Lucero, M. Mariantoni, P. J. OMalley, et al., Appl.
Phys. Lett. 100, 113510 (2012).
6C. J. Richardson, N. P. Siwak, J. Hackley, Z. K. Keane, J. E.
Robinson, B. Arey, I. Arslan, and B. S. Palmer, Supercond. Sci.
Tech 29, 064003 (2016).
7R. Zhao, S. Park, T. Zhao, M. Bal, C. R. H. McRae, J. Long,
and D. P. Pappas, (2020), arXiv:2008.07652.
8A. Y. Cho and P. D. Dernier, Jour. Appl. Phys. 49, 3328 (1978),
https://doi.org/10.1063/1.325286.
9P. M. Petroff, L. C. Feldman, A. Y. Cho, and
R. S. Williams, Jour. Appl. Phys. 52, 7317 (1981),
https://doi.org/10.1063/1.328722.
10R. Ludeke and G. Landgren, J. Vac. Sci. Technol. 19, 667 (1981),
https://doi.org/10.1116/1.571082.
11S. Pilkington and M. Missous, J. Cryst. Growth 196, 1 (1999).
12A. McFadden, A. Goswami, M. Seas, C. R. H. McRae, R. Zhao,
D. P. Pappas, and C. J. Palmstrøm, (2020), arXiv:2007.10484.
13M. Scigliuzzo, L. E. Bruhat, A. Bengtsson, J. Burnett, A. F.
Roudsari, and P. Delsing, New J. Phys. 22, 053027 (2020).
14Certain commercial equipment, instruments, and materials are
identified in this paper to foster understanding. Such identifi-
cation does not imply recommendation or endorsement by the
National Institute of Standards and Technology, nor does it im-
ply that the materials or equipment identified are necessarily the
best available for the purpose.
15C. R. H. McRae, R. E. Lake, J. L. Long, M. Bal, X. Wu,
B. Jugdersuren, T. H. Metcalf, X. Liu, and D. P. Pappas, Appl.
Phys. Lett. 116, 194003 (2020).
16D. P. Pappas, M. R. Vissers, D. S. Wisbey, J. S. Kline, and
J. Gao, IEEE Trans. Appl. Supercond. 21, 871 (2011).
17M. Khalil, M. Stoutimore, F. Wellstood, and K. Osborn, J. Appl.
Phys. 111, 054510 (2012).
18https://github.com/Boulder-Cryogenic-Quantum-Testbed/.
19J. Burnett, A. Bengtsson, D. Niepce, and J. Bylander, IOP Conf.
Series: Journal of Physics: Conf. Series 969, 012131 (2018).
